09-21-00

A

mom

Please type a plus sign (+) inside this box → +

PTO/SB/05 (4/98)
Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Atty. Docket No.	X-501-1P US
First Inventor or Appl. Identifier	
Title	Tunable Narrow-Band Filter Including Sigma-Delta Modulator
Express Mail Label No.	EL539651173US

APPLICATION ELEMENTS
See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: **Commissioner for Patents**
Box Patent Application
Washington, DC 20231

1. [X] *Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original, and a duplicate for fee processing)
2. [X] Specification [Total Pages 36]
   (preferred arrangement set forth below)
   - Descriptive title of the Invention
   - Cross References to Related Applications
   - Statement Regarding Fed sponsored R & D
   - Reference to Microfiche Appendix
   - Background of the Invention
   - Brief Summary of the Invention
   - Brief Description of the Drawings (if filed)
   - Detailed Description
   - Claim(s)
   - Abstract of the Disclosure
3. [X] Drawing(s) (35 USC 113) [Total Sheets 20]
4. Oath or Declaration [Total Pages 2]
   a. [ ] Newly executed (original or copy)
   b. [ ] Copy from a prior application (37 CFR §1.63(d)) (for continuation/divisional with Box 16 completed)
      i [ ] DELETION OF INVENTOR(S)
      Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR § §1.63(d)(2) and 1.33(b).

NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R § 1.28)

5. [ ] Microfiche Computer Program (Appendix)
6. [ ] Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
   a. [ ] Computer Readable Copy
   b. [ ] Paper Copy (identical to computer copy)
   c. [ ] Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. [ ] Assignment Papers (cover sheet & document(s))
8. [ ] 37 CFR §3.73(b) Statement (when there is an assignee) [ ] Power of Attorney
9. [ ] English Translation Document (if applicable)
10. [ ] Information Disclosure Statement (IDS)/PTO-1449 [ ] Copies of IDS Citations
11. [ ] Preliminary Amendment
12. [X] Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
13. [ ] *Small Entity Statement(s) (PTO/SB/09-12) [ ] Statement filed in prior application, Status still proper and desired
14. [ ] Certified Copy of Priority Document(s) (if foreign priority is claimed)
15. [ ] Other: ....

16. **If a CONTINUING APPLICATION,** check appropriate box and supply the requisite information below and in a preliminary amendment:
[ ] Continuation [ ] Divisional [X] Continuation-in-part (CIP) of prior application No: 09/394,123
Prior application information: Examiner Not Yet Known Group / Art Unit: 2734

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

18. CORRESPONDENCE ADDRESS

[X] Customer Number or Bar Code Label **24309** (Insert Customer No. or Attach bar code label here) or [ ] Correspondence address below

Name	Attn: Edel M. Young				
Address					
City		State		Zip Code	
Country		Telephone	408-879-4969	Fax	408-377-6137

Name (Print/Type)	Edel M. Young	Registration No. (Attorney/Agent)	32,451
Signature	Edel M Young	Date	September 20, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231 DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

mom

PTO/SB/17 (12/99)
Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

FEE TRANSMITTAL for FY 2000

Patent fees are subject to annual revision
Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12. See 37 C.F.R. §§ 1.27 and 1.28.

TOTAL AMOUNT OF PAYMENT ($) 690.00

Complete if Known	
Application Number	Not Yet Known
Filing Date	September 20, 2000
First Named Inventor	Christopher H. Dick
Examiner Name	Not Yet Known
Group / Art Unit	Not Yet Known
Attorney Docket No.	X-501-1P US

METHOD OF PAYMENT (check one)

1. [X] The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number: 24-0040

Deposit Account Name: XILINX, INC.

[ ] Charge the Issue Fee Required Under 37 CFR §§ 1 16 and 1.17

2. [ ] **Payment Enclosed:** [ ] Check [ ] Money Order [ ] Other

FEE CALCULATION

1. BASIC FILING FEE

Large Entity Fee Code	Fee ($)	Fee Description	Fee Paid
101	760	Utility filing fee	$690
106	330	Design filing fee	
107	540	Plant filing fee	
108	760	Reissue filing fee	
114	150	Provisional filing fee	

SUBTOTAL (1) ($) 690.00

2. EXTRA CLAIM FEES

			Extra		Fee from below		Fee Paid
Total Claims	1	-20** =	-19	X		=	$0
Indep. Claims	1	- 3** =	-2	X		=	$0
Multiple Dependent				X		=	

**or number previously paid, if greater, For Reissues, see below

Large Entity Fee Code	Fee ($)	Fee Description
103	18	Claims in excess of 20
102	78	Independent claims in excess of 3
104	260	Multiple dependent claim, if not paid
109	78	**Reissue independent claims over original patent
110	18	**Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) ($) 0.00

FEE CALCULATION (continued)

3. ADDITIONAL FEES

Large Entity Fee Code	Fee ($)	Fee Description	Fee Paid
105	130	Surcharge - late filing fee or oath	
127	50	Surcharge - late provisional filing fee or cover sheet.	
147	2,520	For filing a request for reexamination	
112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	Requesting publication of SIR after Examiner action	
115	110	Extension for reply within first month	
116	380	Extension for reply within second month	
117	870	Extension for reply within third month	
118	1,360	Extension for reply within fourth month	
128	1,850	Extension for reply within fifth month	
119	300	Notice of Appeal	
120	300	Filing a brief in support of an appeal	
121	260	Request for oral hearing	
138	1,510	Petition to institute a public use proceeding	
140	110	Petition to revive - unavoidable	
141	1,210	Petition to revive - unintentional	
142	1,210	Utility issue fee (or reissue)	
122	130	Petitions to the Commissioner	
123	50	Petitions related to provisional applications	
126	240	Submission of Information Disclosure Stmt	
581	40	Recording each patent assignment per property (times number of properties)	
146	690	Filing a submission after final rejection (37 CFR 1.129(a))	
149	690	For each additional invention to be examined (37 CFR 1.129(b))	

Other fee (specify) ____________

Other fee (specify) ____________

*Reduced by Basic Filing Fee Paid **SUBTOTAL (3)** ($)

SUBMITTED BY

Complete (if applicable)

Name (Print/Type)	Edel M. Young	Registration No. (Attorney/Agent)	32,451	Telephone	408-879-4969
Signature	Edel M Young			Date	09-20-2000

TUNABLE NARROW-BAND FILTER INCLUDING SIGMA-DELTA MODULATOR

Christopher H. Dick
Frederic J. Harris

CROSS-REFERENCE TO RELATED APPLICATION

This is a continuation-in-part of U.S. Patent Application Serial No. 09/394,123 filed 9/10/1999 entitled "Narrow Band Filter Including Sigma-Delta Modulator Implemented in a Programmable Logic Device", incorporated herein by reference.

INTRODUCTION

While ΣΔM techniques are applied widely in analog conversion sub-systems, both analog-to-digital (ADC) and digital-to-analog (DAC) converters, these methods have enjoyed much less exposure in the broader application domain, where flexible and configurable solutions, traditionally supplied via a software DSP (soft-DSP), are required. And this limited level of exposure is easy to understand. Most, if not all, of the efficiencies and optimizations afforded by ΣΔM are hardware oriented and so cannot be capitalized on in the fixed precision pre-defined datapath found in a soft-DSP processor. This limitation, of course, does not exist in a field programmable gate array (FPGA) DSP solution. With FPGAs the designer has complete control of the silicon to implement any desired datapath and employ optimal word precisions in the system with the objective of producing a design that satisfies the specifications in the most economically sensitive manner.

EL539651173US

While implementation of a digital ΣΔ ASIC (application-specific integrated circuit) is of course possible, economic constraints make the implementation of such a building block that would provide the flexibility, and be generic enough to cover a broad market cross-section, impractical. FPGA-based hardware provides a solution to this problem. FPGAs are off-the-shelf commodity items that provide a silicon feature set ideal for constructing high-performance DSP systems. These devices maintain the flexibility of software-based solutions, while providing levels of performance that match, and often exceed ASIC solutions.

There is a rich and expanding body of literature devoted to the efficient and effective implementation of digital signal processors using FPGA based hardware. More often than not, the most successful of these techniques involves a paradigm shift away from the methods that provide good solutions in software programmable DSP systems.

This paper reports on the rich set of design opportunities that are available to the signal processing system designer through innovative combinations of ΣΔM techniques and FPGA signal processing hardware. The applications considered include narrow-band filters, both single-rate and multi-rate, DC canceler, and ΣΔM hybrid digital-analog control loops for simplifying carrier recovery, timing recovery, and AGC (automatic gain control) loops in a digital communication receiver.

This application is organized as follows: section 2 presents a brief overview of FPGA architecture. In section 3 a simple single-loop base-band ΣΔ modulator is introduced. The structure is an extended to a normal architecture that

permits center frequency tuning, as well as a method for working with the system degrees of freedom to trade-off modulator bandwidth with dynamic range. The tunable ΣΔM is then utilized for implementing area efficient FPGA FIR filters. The process for computing the modulator coefficients for low pass, bandpass, and high pass designs is described. In section 4, a new ΣΔM architecture is described that provides a very simple method for tuning using only a single coefficient. In any fixed-point data path, careful consideration must be given to the DC aspects of the design. For example, the introduction of a DC complement to two-step altercation between the stages of a multi-stage, multi-rate filter can be problematic, causing arithmetic saturation or increasing the bit error rates in additional receiver. Section 5 describes a unique ΣΔM approach to building a DC canceler. In section 6, ΣΔM methods are described for simplifying the implementation of hybrid digital-analog control loops in a system such as a software-defined radio. In section 7 some comments on the industrial implications of the techniques considered in the application are presented. Finally, some conclusions are drawn in section 8.

Semiconductor vendors, such as Xilinx, Altera, Atmel, and AT&T, provide a range of FPGAs. The architectural approaches are as diverse as there are manufacturers, but some generalizations can be made. Most of the devices are basically organized as an array of logic elements and programmable routing resources used to provide the connectivity between the logic elements, FPGA I/O pins and other resources, such as on-chip memory. The structure and

complexity of the logic elements, as well as the organization and functionality supported by the interconnection hierarchy, distinguish the devices. Other device features, such as block memory and delay locked loop technology, are also significant factors that influence the complexity and performance of an algorithm that is implemented using FPGAs.

A logic element usually consists of one or more RAM (random access memory) n-input look-up tables, where n is between three and 6, in one to several flip-flops. There may also be additional hardware support in each element to enable high-speed arithmetic operations. This generic FPGA architecture is shown in Figure 1. Also illustrated in the Figure (as wide lines) are several connections between logic elements and the device input/output (I/O) ports. Application-specific circuitry is supported in the device by downloading a bit stream into SRAM (static random access memory) based configuration memory. This personalization database defines the functionality of the logic elements, as well as the internal routing. Different applications are supported on the same FPGA hardware platform by configuring the FPGA(s) with appropriate bit streams. As a specific example, consider the Xilinx Virtex™ series of FPGAs. The logic elements, called slices, essentially consistent to four-input look-up tables (LUTs), to flip-flops, several multiplexors and some additional silicon support that allows the efficient implementation of carry-chains for building high-speed matters, subtracters, and shift registers. Two slices form a configurable logic block (CLB) as shown in Figure 2. The CLB is the basic tile is used to build the logic matrix. Some FPGAs, like the Xilinx Virtex families,

supplying on-chip block RAM. Figure 3 shows the CLB matrix that defines a Virtex FPGA. Current generation Virtex silicon provides a family of devices offering 768 to 12,288 logic slices, and from 8 to 32 variable form factor block memories.

Xilinx XC4000 and Virtex devices also all-out the designer to use the logic element LUTs as memory-either ROM or RAM. Constructing memory with this distributed memory approach can yield access bandwidths in many pans at GB per second range.

Typical clock frequencies for current generation devices are in the multiple tenants of megahertz (100 to 200) range.

In contrast to the logic slice architecture employed in Xilinx Virtex devices, a logic block architecture employed in the Atmel AT40K FPGA is shown in Figure 4. Like the Xilinx device, combinational logic is realized using look-up tables. In this case, to three-input LUTs and a single flip-flop are available in each logic cell. The pass gates in a cell form part of the signal routing network and are used for connecting signals to the multiple horizontal and vertical bus plains. In addition to the orthogonal routing resources, indicated as N, S, E and W in Figure 4, a diagonal group of interconnects (NW, NE, SE, and SW), associated with each cell x output, are available to provide efficient connections to neighboring cell's x bus inputs.

The objective of the FPGA/DSP architect is to formulate algorithmic solutions for applications that best utilize FPGA resources to achieve the required functionality. This is a three-dimensional optimization problem in power, complexity, and bandwidth. The remainder of this application

describes some novel FPGA solutions to several signal processing problems. The results are important in industrial context because they enable either smaller, and hence more economic, solutions to important problems, or allow more arithmetic compute power to be realized with a given area of silicon.

ΣΔ MODULATORS, FIR FILTERS AND FPGAS

ΣΔM-based DSP is employed to generate FPGA hardware implementations of narrow-band filters, a DC canceller, and hybrid digital-analog control loops for a software-defined radio architecture.

This section describes a method employing sigma-delta modulation (ΣΔM) techniques for implementing area efficient finite impulse response (FIR) filters using FPGA hardware. Before treating the FPGA filter design, a brief review of ΣΔ modulation encoding is presented.

ΣΔ Modulation

Sigma-Delta modulation is a source coding technique most prominently employed in analog-to-digital and digital-to-analog converters. In this context, hybrid analog and digital circuits are used in the realization. Figure 5 shows a single-loop ΣΔ modulator. Provided the input signal is busy enough, the linearized discrete time model of Figure 6 can be used to illustrate the principle. In Figure 6, the 1-bit quantizer is modeled by an additive white noise source

with variance $\sigma_e^2=\Delta^2/12$, where Δ represents the quantization interval. The z-transform of the system is

Equations 1 and 2:

$$\begin{aligned} Y(z) &= \frac{H(z)}{1+H(z)}X(z) + \frac{1}{1+H(z)}Q(z) \\ &= H_s(z)X(z) + H_n(z)Q(z) \end{aligned}$$

where

Equation 3:

$$H(z) = \frac{1}{z-1}$$

which is the transfer function of delay and an ideal integrator, and $H_s(z)$ and $H_n(z)$ are the signal and noise transfer functions (NTF) respectively. In a good $\Sigma\Delta$ modulator, $H_n(\omega)$ will have a flat frequency response in the interval $|f| \leq B$. In contrast, $H_n(\omega)$ will have a high attenuation in the frequency band $|f| \leq B$ and a "don't care" region in the interval $B < |f| < f_s/2$. For the single loop $\Sigma\Delta$ in Figure 6, $H_s(z) = z^{-1}$ and $H_n(z) = 1-z^{-1}$. Thus the input signal is not distorted in any way by the network and simply experiences a pure delay from input to output. The performance of the system is determined by the noise transfer function $H_n(z)$, which is given by

Equation 4:

$$|H_n(f)| = 4\left|\sin\frac{\pi f}{f_s}\right|$$

and is shown in Figure 7. The in-band quantization noise variance is

Equation 5:

$$\sigma_n^2 = \int_{-B}^{+B} | H_n(f) |^2 \, S_q(f) df$$

where $S_q(f) = \sigma_q^2 / f_s$ is the power spectral density of the quantization noise. Observe that for a non-shaped noise (or white) spectrum, increasing the sampling rate by a factor of 2, while keeping the bandwidth B fixed, reduces the quantization noise by 3 dB. For a first order ΣΔM it can be shown that

Equation 6:

$$\sigma_n^2 \approx \frac{1}{3} \pi^2 \sigma_q^2 \left(\frac{2B}{f_s} \right)^3$$

for $f_s >> 2B$. Under these conditions doubling the sampling frequency reduces the noise power by 9 dB, of which 3 dB is due to the reduction in $S_q(f)$ and a further 6 dB is due to the filter characteristic $H_n(f)$. The noise power is reduced by increasing the sampling rate to spread the quantization noise over a large bandwidth and then by shaping the power spectrum using an appropriate filter.

Reduced Complexity Filters Using ΣΔ Modulation Techniques

$\Sigma\Delta$M techniques can be employed for realizing area efficient narrowband filters in FPGAs. These filters are utilized in many applications. For example, narrow-band communication receivers, multi-channel RF surveillance systems and for solving some spectrum management problems.

A uniform quantizer operating at the Nyquist rate is the standard solution to the problem of representing data within a specified dynamic range. Each additional bit of resolution in the quantizer provides an increase in dynamic range of approximately 6dB. A signal with 60dB of dynamic range requires 10 bits, while 16 bits can represent data with a dynamic range of 96dB.

While the required dynamic range of a system fixes the number of bits required to represent the data, it also affects the expense of subsequent arithmetic operations, in particular multiplications. In any hardware implementation, and of course this includes FPGA based DSP processors, there are strong economic imperatives to minimize the number and complexity of the arithmetic components employed in the datapath. An embodiment of the invention employs noise-shaping techniques to reduce the precision of the input data samples to minimize the complexity of the multiply-accumulate (MAC) units in the filter. The net result is a reduction in the amount of FPGA logic resources required to realize the specified filter.

Consider the structure shown in Figure 8. Instead of applying the quantized data x(n) from the analog-to-digital converter directly to the filter, data x(n) is pre-processed by a $\Sigma\Delta$ modulator. The re-quantized input samples $\hat{x}(n)$ are represented using fewer bits per sample, so permitting the

subsequent filter H(z) to employ reduced precision multipliers in the mechanization. The filter coefficients are still kept to a high precision.

The ΣΔ data re-quantizer is based on a single loop error feedback sigma-delta modulator shown in Figure 9. In this configuration, the difference between the quantizer input and output sample is a measure of the quantization error, which is fed back and combined with the next input sample. The error-feedback sigma-delta modulator operates on a highly oversampled input and uses the unit delay z^{-1} as a predictor. With this basic error-feedback modulator, only a small fraction of the bandwidth can be occupied by the required signal. In addition, the circuit only operates at baseband. A larger fraction of the Nyquist bandwidth can be made available and the modulator can be tuned if a more sophisticated error predictor is employed. This requires replacing the unit delay with a prediction filter P(z). This generalized modulator is shown in Figure 10.

The operation of the re-quantizer can be understood by considering the transform domain description of the circuit. This is expressed as

Equation 7:

$$\hat{X}(z) = X(z) + Q(z)(1 - P(z)z^{-1})$$

where Q(z) is the z-transform of the equivalent noise source added by the quantizer $q(\cdot)$, P(z) is the transfer function of the error predictor filter, and X(z) and $\hat{X}(z)$ are the transforms of the system input and output respectively. P(z) is designed to have unity gain and leading phase shift in

the bandwidth of interest. Within the design bandwidth, the term $Q(z)(1-P(z)z^{-1})=0$ and so $X(z) = \hat{X}(z)$. By designing P(z) to be commensurate with the system passband specifications, the in-band spectrum of the re-quantizer output will ideally be the same as the corresponding spectral region of the input signal.

To illustrate the operation of the system consider the task of recovering a signal that occupies 10% of the available bandwidth and is centered at a normalized frequency of 0.3Hz. The stopband requirement is to provide 60 dB of attenuation. Figure 11A shows the input test signal. It comprises an in-band component and two out-of-band tones that are to be rejected. Figure 11B is a frequency domain plot of the signal after it has been re-quantized to 4 bits of precision by a $\Sigma\Delta$ modulator employing an 8th order predictor in the feedback path. Notice that the 60dB dynamic range requirement is supported in the bandwidth of interest, but that the out-of-band SNR has been compromised. This is of course acceptable, since the subsequent filtering operation will provide the necessary rejection. A 160-tap filter H(z) satisfies the problem specifications. The frequency response of H(z) using 12-bit filter coefficients is shown in Figure 11C. Finally, H(z) is applied to the reduced sample precision data stream $\hat{X}(z)$ to produce the spectrum shown in Figure 11D. Observe that the desired tone has been recovered, the two out-of-band components have been rejected, and that the in-band dynamic range meets the 60 dB requirement.

<u>Prediction Filter Design</u>

The design of the error predictor filter is a signal estimation problem. The optimum predictor is designed from a statistical viewpoint. The optimization criterion is based on the minimization of the mean-squared error. As a consequence, only the second-order statistics (autocorrelation function) of a stationary process are required in the determination of the filter. The error predictor filter is designed to predict samples of a band-limited

white noise process $N_{xx}(\omega)$ shown in Figure 12.

$N_{xx}(\omega)$ is defined as:

Equation 8:

$$N_{XX}(\omega) = \begin{cases} 1 & -\theta \leq \omega \leq \theta \\ 0 & \text{otherwise} \end{cases}$$

and related to the autocorrelation sequence $r_{xx}(m)$ by discrete-time Fourier transform (DTFT).

Equation 9:

$$N_{xx}(\omega) = \sum_{n=-\infty}^{\infty} \mathrm{r}_{xx}(\mathrm{k}) e^{-jwn}$$

The autocorrelation function $\mathrm{r}_{xx}(\mathrm{n})$ is found by taking the inverse DTFT of the equation immediately above.

Equation 10:

$$\mathrm{r}_{xx}(\mathrm{n}) = \frac{1}{2\pi} \int_{-\pi}^{\pi} N_{xx}(\omega) e^{-j\omega n} \mathrm{d}\omega$$

$N_{xx}(\omega)$ is non-zero only in the interval $-\theta \le \omega \le \theta$ giving $r_{xx}(n)$ as:

Equation 11:

$$r_{xx}(n) = \frac{\theta}{\pi}\operatorname{sinc}(\theta n)$$

So the autocorrelation function corresponding to a band-limited white noise power spectrum is a sinc function. Samples of this function are used to construct an autocorrelation matrix which is used in the solution of the normal equations to find the required coefficients. Leaving out the scaling factor in the immediately above equation, the required autocorrelation function $r_{xx}(n)$, truncated to p samples, is defined as:

Equation 12:

$$r_{xx} = \frac{\sin(n\theta)}{n\theta} \qquad n = 0,\ldots,p-1$$

The normal equations are defined as:

Equation 13:

$$r_{xx}(m) = \sum_{k=1}^{p} a(k)\, r_{xx}(m-k) \qquad m = 1,2,\ldots.,p$$

This system of equations can be compactly written in matrix form by first defining several matrices.

To design a p-tap error predictor filter first compute a sinc function consisting of p+1 samples and construct the autocorrelation matrix R_{xx} as:

Equation 14:

$$R_{xx} = \begin{bmatrix} r_{xx}(0) & r_{xx}(1) & \cdots & r_{xx}(p-1) \\ r_{xx}(1) & r_{xx}(0) & \cdots & r_{xx}(p-2) \\ \vdots & \vdots & \vdots & \vdots \\ r_{xx}(p-1) & r_{xx}(p-2) & \cdots & r_{xx}(0) \end{bmatrix}$$

Next, define a filter coefficient row-vector A as:

Equation 15;

$$A = [a(0), a(1), \ldots, a(p-1)]$$

where $a(i)$, $i = 0, \ldots,$ p-1, are the predictor filter coefficients. Let the row-vector R'_{xx} be defined as:

Equation 16:

$$R'_{xx} = [r_{xx}(1), r_{xx}(2), \ldots, r_{xx}(p)]$$

The matrix equivalent of equation 13 is:

Equation 17: $$R_{xx} A^T = (R'_{xx})^T$$

The filter coefficients are therefore given as:

Equation 18:

$$A^T = R_{xx}^{-1} (R'_{xx})^T$$

For the case in-hand, the solution of equation 18 is an ill-conditioned problem. To arrive at a solution for A, a small constant ε is added to the elements along the diagonal

of the autocorrelation matrix R_{xx} in order to raise its condition number. The actual autocorrelation matrix used to solve for the predictor filter coefficients is:

Equation 19:

$$R_{xx} = \begin{bmatrix} r_{xx}(0)+\varepsilon & r_{xx}(1) & \cdots & r_{xx}(p-1) \\ r_{xx}(1) & r_{xx}(0)+\varepsilon & \cdots & r_{xx}(M-2) \\ \vdots & \vdots & \vdots & \vdots \\ r_{xx}(p-1) & r_{xx}(p-2) & \cdots & r_{xx}(0)+\varepsilon \end{bmatrix}$$

<u>Bandpass Predictor Filter</u>

The previous section described the design of a lowpass predictor. In this section, bandpass processes are considered.

A bandpass predictor filter is designed by modulating a lowpass prototype sinc function to the required center frequency θ_0. The bandpass predictor coefficient $h_{BP}(n)$ is obtained from the prototype lowpass sinc function $h_{LP}(n)$ as:

Equation 20:

$$\mathrm{sinc}_{BP}(n) = \mathrm{sinc}_{LP}(n)\cos(\theta_0(n-k)) \qquad n = 0,\ldots,2p$$

where $k = \left[\dfrac{2p+1}{2}\right]$.

<u>Highpass Predictor Filter</u>

A highpass predictor filter is designed by highpass modulating a lowpass prototype sinc function to the required corner frequency θ_c. The highpass predictor coefficients $h_{HP}(n)$

are obtained from the prototype lowpass sinc function $h_{LP}(n)$ as:

Equation 21:

$$\mathrm{sinc}_{HP}(n) = \mathrm{sinc}_{LP}(n) \quad (-1)^{n-k} \qquad n = 0,\ldots,2p$$

ΣΔ Modulator FPGA Implementation

The most challenging aspect of implementing the data modulator is producing an efficient implementation for the prediction filter P(z). The desire to support high-sample rates, and the requirement of zero latency for P(z), will preclude bit-serial methods from this problem. In addition, for the sake of area efficiency, parallel multipliers that exploit one time-invariant input operand (the filter coefficients) will be used, rather than general variable-variable multipliers. The constant-coefficient multiplier (KCM) is based on a multi-bit inspection version of Booth's algorithm. Partitioning the input variable into 4-bit nibbles is a convenient selection for the Xilinx Virtex function generators (FG). Each FG has 4 inputs and can be used for combinatorial logic or as application RAM/ROM. Each logic slice in the Virtex logic fabric comprises 2 FGs, and so can accommodate a 16 × 2 memory slice. Using the rule of thumb that each bit of filter coefficient precision contributes 5 dB to the sidelobe behavior, 12-bit precision is used for P(z). 12-bit precision will also be employed for the input samples. There are 3 4-bit nibbles in each input sample. Concurrently, each nibble addresses independent 16 × 16 lookup tables (LUTs). The bit growth incorporated here allows for worst case filter coefficient scaling in P(z). No

pipeline stages are permitted in the multipliers because of P(z)'s location in the feedback path of the modulator.

It is convenient to use the transposed FIR filter for constructing the predictor. This allows the adders and delay elements in the structure to occupy a single slice. 64 slices are required to build the accumulate-delay path. The FPGA logic requirements for P(z), using a 9-tap predictor, is $\Gamma(P(z)) = 9 \times 40 + 64 = 424$ CLBs. A small amount of additional logic is required to complete the entire $\Sigma\Delta$ modulator. The final slice count is 450. The entire modulator comfortably operates with a 113 MHz clock. This clock frequency defines the system sample rate, so the architecture can support a throughput of 113 MSamples per second. The critical path through this part of the design is related to the exclusion of pipelining in the multipliers.

Reduced Complexity FIR Mechanization

Now that the input signal is available as a reduced precision sample stream, filtering can be performed using area-optimized hardware. For the reasons discussed above, 4-bit data samples are a convenient match for Virtex devices. Figure 13 shows the structure of the reduced complexity FIR filter. The coded samples $\hat{x}(n)$ are presented to the address inputs of N coefficient LUTs. In accordance with the modulated data stream precision, each LUT stores the 16 possible scaled coefficient values for one tap as shown in Figure 14. An N-tap filter requires N such elements. The outputs of the minimized multipliers are combined with an add-delay datapath to produce the final result. The logic requirement for the filter is $\Gamma(H(z)) = N\Gamma(MUL) + (N-1)\Gamma(ADD\_z^{-1})$ where $\Gamma(MUL)$ and $\Gamma(ADD\_z^{-1})$ are the FPGA area cost functions

for a KCM multiplier and an add-delay datapath component respectively.

Using full-precision input samples without any ΣΔM encoding, each KCM would occupy 40 slices. The total cost of a direct implementation of H(z) is 7672 slices. The reduced precision KCMs used to process the encoded data each consume only 8 slices. Including the sigma-delta modulator the slice count is 3002 for the ΣΔ approach. So the data re-quantization approach consumes only 39% of the logic resources of a direct implementation.

<u>ΣΔ Decimators</u>

The procedure for re-quantizing the source data can also be used effectively in an m:1 decimation filter. An interesting problem is presented when high input sample rates (≥150 MHz) must be supported in FPGA technology. High-performance multipliers are typically realized by incorporating pipelining in the design. This naturally introduces some latency in to the system. The location of the predictor filter P(z) requires a zero-latency design. (It is possible that the predictor could be modified to predict samples further ahead in the time series, but this potential modification will not be dealt with in the limited space available.) Instead of re-quantizing, filtering and decimating, which would of course require a ΣΔ modulator running at the input sample rate, this sequence of operations is re-ordered to permit several slower modulators to be used in parallel. The process is performed by first decimating the signal, re-quantizing and then filtering. Now

the ΣΔ modulators operate at the reduced output sample rate. This is depicted in Figure 15. To support arbitrary center frequencies, and any arbitrary, but integer, down-sampling factor *m*, the bandpass decimation filter employs complex weights. The filter weights are of course just the bandpass modulated coefficients of a lowpass prototype filter designed to support the bandwidth of the target signal. Samples are collected from the A/D and alternated between the two modulators. Both modulators are identical and use the same predictor filter coefficients. The re-quantized samples are processed by an m:1 complex polyphase filter to produce the decimated signal. Several design options are presented once the signal has been filtered and the sample rate lowered. Figure 15 illustrates one possibility. Now that the data rate has been reduced, the low rate signal is easily shifted to baseband with a simple, and area efficient, complex heterodyne. One multiplier and a single digital frequency synthesizer could be time shared to extract one or multiple channels.

It is interesting to investigate some of the changes that are required to support the ΣΔ decimator. The center frequency of the prediction filter should be designed to predict samples in the required spectral region in accordance with the output sample rate. For example, consider m=2, and the required channel center frequency located at 0.1 Hz, normalized with respect to the input sample rate. The prediction filter should be designed with a center frequency located at 0.2 Hz. In addition, the quality of the prediction should be improved. With respect to the output sample rate, the predictors are required to operate

over a wider fractional bandwidth. This implies more filter coefficients in P(z). The increase in complexity of this component should be balanced against the savings that result in the reduced complexity filter stage to confirm that a net savings in logic requirements is produced. To more clearly demonstrate the approach, consider a 2:1 decimator, a channel center frequency at 0.2 Hz and a 60 dB dynamic range requirement.

Figure 16(a) shows the double-sided spectrum of the input test signal. The input signal is commutated between $\Sigma\Delta_0$ and $\Sigma\Delta_1$ to produce the two low-precision sequences $\hat{x}_0(n)$ and $\hat{x}_1(n)$. The respective spectrums of these two signals are shown in Figures 16(b) and 16(c). The complex decimation filter response is defined in Figure 16(d). After filtering, a complex sample stream supported at the low output sample rate is produced. This spectrum is shown in Figure 16(e). Observe that the out-of-band components in the test signal have been rejected by the specified amount and that the in-band data meets the 60 dB dynamic range requirement. For comparison, the signal spectrum resulting from applying the processing stages in the order, re-quantize, filter and decimate is shown in Figure 16(f). The interesting point to note is that while the dual $\Sigma\Delta$ modulator approach satisfies the system performance requirements, its out-of-band performance is not quite as good as the response depicted in Figure 16(f). The stopband performance of the dual modulator architecture has degraded by approximately 6 dB. This can be explained by noting that the shaping noise produced by each modulator is essentially statistically independent. Since there is no coupling between these two components prior to

filtering, complete phase cancellation of the modulator noise cannot occur in the polyphase filter.

Discussion

To provide a frame of reference for the $\Sigma\Delta$ decimator, consider an implementation that does not pre-process the input data, but just applies it directly to a polyphase decimation filter. A complex filter processing real-valued data consumes double the FPGA resources of a filter with real weights. For N=160, 15344 CLBs are required. This Figure is based on a cost of 40 CLBs for each KCM and 8 CLBs for an add-delay component.

Now consider the logic accounting for the dual modulator approach. The area cost $\Gamma(\widehat{\mathrm{FIR}})$ for this filter is

Equation 22:

$$\Gamma(\widehat{\mathrm{FIR}}) = 2\Gamma(\Sigma\Delta) + \Gamma(\widehat{\mathrm{MUL}})) + \Gamma(\mathrm{ACC\_}z^{-1})$$

where $\Gamma\Sigma\Delta$ represents the logic requirements for one $\Sigma\Delta$ modulator, and $\Gamma(\widehat{\mathrm{MUL}})$ is the logic needed for a reduced precision multiplier. Using the filter specifications defined earlier, and 18-tap error prediction filters, $\Gamma(\widehat{\mathrm{FIR}})$ = $2 \times 738 + 2 \times ((160 + 159) \times 8) = 6596$. Comparing the area requirements of the two options produces the ratio

Equation 23:

$$\lambda = \frac{\Gamma(\widehat{\mathrm{FIR}})}{\Gamma\mathrm{FIR}} = 6596/15344 \approx 43\%$$

So for this example, the re-quantization approach has produced a realization that is significantly more area efficient than a standard tapped-delay line implementation.

Center Frequency Tuning

For both the single-rate and multi-rate ΣΔ based architectures, the center frequency is defined by the coefficients in the predictor filter and the coefficients in the primary filter. The constant coefficient multipliers can be constructed using the FPGA function generators configured as RAM elements. When the system center frequency is to be changed, the system control hardware would update all of the tables to reflect the new channel requirements. If only several channel locations are anticipated, separate configuration bit streams could be stored, and the FPGA(s) re-configured as needed.

Bandpass ΣΔMs Using Allpass Networks

In an earlier section we discussed how to design a predicting filter for the feedback loop of a standard sigma delta modulator. The predicting filter increases the order of the modulator so that the modified structure has additional degrees of freedom relative to a single-delay noise feedback loop. These extra degrees of freedom have been used in two ways, first to broaden the bandwidth of the loop's noise transfer function, and second to tune its center frequency. The tuning process entailed an off line solution of the Normal equations which while not difficult, does present a small delay and the need for a background processor. We can define a sigma-delta loop with a

completely different architecture that offers the same flexibility, namely wider bandwidth and a tunable center frequency that does not require this background task. In this alternate architecture, a fixed set of feedback weights from a set of digital integrators defines a base-band prototype filter with a desirable NTF. The filter is tuned to arbitrary frequencies by attaching to each delay element z^{-1}, a simple sub-processing element that performs a base-band to band-pass transformation of the prototype filter. This processing element tunes the center frequency of its host prototype with a single real and selectable scalar. The structure of a fourth order prototype sigma-delta loop is shown in Figure 17. The time and spectrum obtained by using the loop with a 4-bit quantizer is shown in Figure 18. In this structure the digital integrator poles are located on the unit circle at DC. The local feedback (a1 and a2) separates the poles by sliding them along the unit circle, and the global feedback (b1, b2, b3 and b4) places these poles in the feedback path of the quantizer so they become noise transfer function zeros. These zeros are positioned to form an equal-ripple stop band for the NTF. The coefficients selected to match the NTF pole-zero locations to an elliptic high pass filter. The single sided bandwidth of this fourth order loop is approximately 4% of the input sample rate.

The low-pass to band-pass transformation for a sampled data filter is achieved by substituting an all-pass transfer function G(z) for the all-pass transfer function z^{-1}. This transformation is shown in equation 24.

Equation 24:

$$z^{-1} \longrightarrow -z^{-1}\left(\frac{1-cz}{z-c}\right)$$

A block diagram of a digital filter with the transfer function for G(z) is shown in Figure 19. Examining the left hand block diagram, we find the transfer function from x(n) to y(n) is the all-pass network -(1-cz)/(z-c), while the transfer function from x(n) to v(n) is -(1/z)(1-cz)/(z-c). When we absorb the external negative sign change in the internal adders of the filter we obtain the simple right-hand side version of the desired transfer function G(z).

After the block diagram substitution has been made, we obtain Figure 20, the tunable version of the low-pass prototype. The basic structure of the prototype remains the same when we replace the delay with the tunable all-pass network. The order of the filter is doubled by the substitution since each delay is replaced by a second order sub-filter. Tuning is trivially accomplished by changing the c multiplier of the all-pass network. The tuned version of the system reverts back to the prototype response if we set c to 1.

Figure 21 presents the time and spectrum obtained by using the tunable loop with a 4-bit quantizer shown in Figure 20. The single sided bandwidth of the prototype filter is distributed to the positive and negative spectral bands of the tuned filter. Thus the two-sided bandwidth of each spectral band is approximately 4% of the input sample rate.

We now estimate the computational workload required to operate the prototype and tunable filter. The prototype

filter has six coefficients to form the 4-poles and the 4-zeros of the transfer function. The two a_k k=0,1 coefficients determine the four zero locations. These are small coefficients and can be set to simple binary scalers. The values computed for this filter for a_1 and a_2 were 0.0594 and 0.0110. These can be approximated by 1/16 and 1/128, which lead to no significant shift of the spectral zeros in the NTF. These simple multiplications are virtually free in the FPGA hardware since they are implemented with suitable wiring. The four coefficients b_k k=0,…,3 are 1.000, 0.6311, 0.1916, and 0.0283 respectively were replaced with coefficients containing one or two binary symbols to obtain values 1.000, 1/2+1/8 (0.625), 1/8+1/16 (0.1875) and 1/32 (0.03125). When the sigma-delta loop ran with these coefficients there was no discernable change in bandwidth or attenuation level of the loop. The loop operates equally as well in the tuning mode and the non-tuning mode with the approximate coefficients listed above. Thus the only real multiplies in the tunable sigma-delta loop are the c coefficients of the all-pass networks. These networks are unconditionally stable and always exhibit all-pass behavior even in the presence of finite arithmetic and finite coefficients. This is because the same coefficient forms the numerator and the denominator. Errors in approximating the coefficients for c simply result in a frequency shift of the filter's tuned center. The c coefficient is determined from the cosine of the center frequency (in radians/sample). The curve for this relationship is shown in Figure 22. Also shown is an error due to approximating c by $c+\delta c$. The question is, what is the change in center frequency θ, from

$\theta+\delta\theta$ due to the approximation of c? We can see that the slope at the operating point on the cosine curve is $-\sin\theta$ so that $\delta c/\delta\theta \approx -\sin(\theta)$ so that $\delta c \approx -\delta\theta\sin(\theta)$ is the required precision to maintain a specified error. We note that tuning sensitivity is most severe for small frequencies where $\sin(\theta)$ is near zero. The tolerance term, $\delta\theta\sin(\theta)$, is quadratic for small frequencies, but the lowest frequency that can be tuned by the loop is half the NTF pass-band bandwidth. For the fourth order system described here, this bandwidth is 4% of the sample rate, so the half-bandwidth angle is 2%, or 0.126 radians. To assure that the frequency to which the loop is tuned has an error smaller than 1% of center frequency, $\delta c < \delta\theta\sin(\theta) \Rightarrow \delta c < (0.126/100)(0.126) = 0.0002$, which corresponds to a 14 bit coefficient. An error of less than 10% center frequency can be achieved with 10 bit coefficients.

The tuning} multipliers could be implemented as full multipliers in the FPGA hardware or as dynamically re-configured KCMs, or KDCM, as shown in Figure 23. The later approach conserves FPGA resources at the expense of introducing a start-up penalty each time the center frequency is changed. The start-up period is the initialization time of the KCM LUT. When a new center frequency is desired, the tuning constant is presented to the k input of the KDCM and the load signal LD is asserted. This starts the initialization engine, which requires 16 clock cycles to initialize 16 locations in the multiplier LUT. The initialization engine relies on the automatic shift mode of the Virtex LUTs. In this mode of operation a LUT's register contents are passed from one cell to the next cell

on each clock tick. This avoids the requirement for a separate address generator and multiplexor in the initialization hardware. Observe from Figure 23 that the initialization engine only introduces a small amount of additional hardware over that of a static KCM.

There is approximately a factor of 4 difference in the area of a KDCM and full multiplier.

$\Sigma\Delta$ DC Canceler

Unwanted DC components can be introduced into a DSP datapath at several places. It may be presented to the system via an un-trimmed offset in the analog-to-digital conversion pre-processing circuit, or may be attributed to bias in the A/D converter itself. Even if the sampled input signal has a zero mean, DC content can be introduced though arithmetic truncation processes in the fixed-point datapath. For example, in a multi-stage multi-rate filter, the intermediate filter output samples may be quantized between stages in order to compensate for the filter processing gain and thereby keep the word-length requirements manageable. The introduced DC bias can impact the dynamic range performance of a system and potentially increase the error rate in a digital receiver application.

In a fixed-point datapath, the bias can cause unnecessary saturation events that would not occur if the DC was not present in the system. In a digital communication receiver employing M-ary QAM modulation, the DC bias can interfere with the symbol decision process, so causing incorrect decoding and therefore increasing the bit error rate.

In some cases the introduced bias can be ignored and is of no concern. However, for other applications it is desirable to remove the DC component.

One solution to removing the unwanted DC level is to employ a DC canceler. A simple canceler is shown in Figure 24. It is easy to show that the transfer function of the network is

Figure 25:

$$H(z)=\frac{z-1}{z-(1-z)}$$

The cancellation is due to the transfer function zero at 0 Hz. The pole at 1-μ controls the system bandwidth, and hence the system transient response. The location of the zero at z=1 removes the DC component in the signal, but there are some problems with a practical implementation of this circuit.

Figure 25A is a spectral domain representation of a biased signal presented to the DC canceler. Figure 25B is the processed signal spectrum at $y_Q(n)$ in Figure 24. We observe that the DC content in the input signal has been completely removed. However, in the process of running the canceling loop the network processing gain has caused a dynamic range expansion. So although the sample stream $y_Q(n)$ is a zero mean process, it requires a larger number of bits to represent each sample than is desirable. The only option with the circuit is to re-quantize $y_Q(n)$ to produce y(n) using the quantizer Q(·). The effect of this operation is

shown in Figure 25C, which demonstrates, not surprisingly, that after an 8-bit quantizer, the signal now has a DC component and we are almost back to where we started. How can the canceler be re-organized to avoid this implementation pitfall? One option is to embed the re-quantizer in the feedback loop in the form of a $\Sigma\Delta$ modulator as shown in Figure 26. The modulator can be a very simple 1st order loop such as the error feedback $\Sigma\Delta$ modulator shown in Figure 9. Figure 25D demonstrates the operation of the circuit for 8-bit output data. Observe from the Figure that the DC has been removed from the signal while employing the same 8-bit output sample precision that was used in Figure 24. The simple $\Sigma\Delta$M employed in the canceler is easily implemented in an FPGA.

<u>Simplify Digital Receiver Control Loops Using $\Sigma\Delta$ Modulators</u>

In earlier sections we recognized that when a sampled data input signal has a bandwidth that is a small fraction of its sample rate the sample components from this restricted bandwidth are highly correlated. We took advantage of that correlation to use a digital sigma-delta modulator to requantize the signal to a reduced number of bits. The sigma-delta modulator encodes the input signal with a reduced number of bits while preserving full input precision over the signal bandwidth by placing the increased noise due to requantization in out-of-band spectral positions that are already scheduled to be rejected by subsequent DSP processing. The purpose of this requantization is to allow the subsequent DSP processing to be performed with reduced arithmetic resource requirements

since the desired data is now represented by a smaller number of bits.

A similar remodulation of data samples can by be employed for signals generated within a DSP process when the bandwidth of the signals are small compared to the sample rate of the process. A common example of this circumstance is the generation of control signals used in feedback paths of a digital receiver. These control signals include a gain control signal for a voltage controlled amplifier in an automatic gain control (AGC) loop and VCO (voltage controlled oscillator) control signals in carrier recovery and timing recovery loops. A block diagram of a receiver with these specific controls signals is shown in Figure 27. The control signals are generated from processes operating at a sample rate appropriate to the input signal bandwidth. The bandwidth of control loops in a receiver are usually a very small fraction of the signal bandwidth, which means that the control signal are very heavily oversampled. As a typical example, in a cable TV modem, the input bandwidth is 6 MHz, the processing sample rate is 20 MHz, and the loop bandwidth may be 50 kHz. For this example, the ratio of sample rate to bandwidth is 400-to-1.

As seen in Figure 27, the process of delivering these oversampled control signals to their respective control points entails the transfer of 16 bit words to external control registers, requiring appropriate busses, addressing, and enable lines as well as the operation of 16-bit digital-to-analog converters (DACs).

We can use a sigma-delta modulator to requantize the 16-bit oversampled control signals in the digital receiver prior to passing them out of the processing chip. The sigma-

delta can preserve the required dynamic range over the signal's restricted bandwidth with a one-bit output. As suggested in Figure 28, the transfer of a single bit to control the analog components is a significantly less difficult task than the original. We no longer require registers to accept the transfer, the busses to deliver the bits, or the DAC to convert the digital data to the analog levels the data represents. All that is needed a simple filter (and likely an analog amplifier to satisfy drive level and offset requirements). Experience shows that a 1-bit, one-loop sigma-delta modulator could achieve 80 dB dynamic range and requires a single RC filter to reconstruct the analog signal. A two-loop sigma-delta modulator is required to achieve 16-bit precision for which a double RC filter is required to reconstruct the analog output signal. Figure 29 shows the time response of the one-bit two loop sigma-delta converter to a slowly varying control signal and the reconstructed signal obtained from the dual-RC filter. Figure 30 shows the spectrum obtained from a 1-bit two-loop modulator and the spectrum obtained from an unbuffered RC-RC filter.

This example has shown how with minimal additional hardware, an FPGA can generate analog control signals to control low-bandwidth analog functions in a system.

An observation worthy of note, is that the audio engineering community has recognized the advantage offered by this option of requantizing a 16-bit oversampled data stream to 1-bit data stream. In that community, the output signal is intentionally upsampled by a factor of 64 and then requantized to 1-bit in a process called a MASH converter.

Nearly all CD players use the MASH converter to deliver analog audio signals.

What Have We Gained?

What has been achieved by expressing our signal processing problems in terms of ΣΔM techniques?

The paper has demonstrated some ΣΔM techniques for the compact implementation of certain types of filter and control applications using FPGAs. This optimization can be used in several ways to bring economic benefits to a commercial design. By exploiting ΣΔM filter processes, a given processing load may be realizable in a lower-density, and hence less expensive, FPGA than is possible without access to these techniques. An alternative would be to perform more processing using the same hardware. For example, processing multiple channels in a communication system.

In addition to FPGA area trade-offs, the ΣΔM methods can result in reduced power consumption in a design. Power P may be expressed as

$$P = CV^2 f_{clk}$$

where C is capacitance, V is voltage and f is the system clock frequency. By reducing the silicon area requirements of a filter, we can simultaneously reduce the power consumption of the design. For the examples considered earlier, logic resource savings of greater than 50% were demonstrated. The savings is proportional to increased

efficiency in the system power budget, and this of course is very important for mobile applications.

The ΣΔM AGC, timing and carrier recovery control loop designs are also important examples in a industrial context. The examples illustrated how the component count in a mixed analog/digital system can be reduced. In fact, not only is the component count reduced, but printed circuit board area is minimized. This results in more reliable and physically smaller implementations. The reduced component count also results in reduced power consumption. In addition, since the control loops no longer require wide output buses from the FPGA to multi-bit DACs that generate analog control voltages, power consumption is decreased because fewer FPGA I/O pads are being driven.

References

The subject matter of this application is excerpted from and article entitled "FPGA Signal Processing Using Sigma-Delta Modulation," C. H. Dick and F. J. Harris, IEEE Signal Processing Magazine (January 2000), which is incorporated herein by reference. The following documents may also be of interest, and are also incorporated by reference.

[1] Atmel, AT40K/05/10/20/40 Data Sheet, 1999.

[2] J. A. C. Bingham, The Theory and Practice of Modem Design, John Wiley & Sons, New York, 1998.

[3] J. C. Candy and G. C. Temes, "Oversampling Methods for A/D and D/A Conversion" in Oversampling Delta Sigma Data Converters - Theory Design and Simulation, IEEE Press, New York, 1992.

[4] M. E. Frerking, Digital Signal Processing in Communication Systems, Van Nostrand Reinhold, New York, 1994.

[5] S. Haykin, "Modern Filters", Macmillan Publishing Co., New York, 1990.

[6] H. Meyr, M. Moeneclaey and S. A. Fechtal, Digital Communication Receivers, John Wiley & Sons Inc., New York, 1998.

[7] S. R. Norsworthy, R. Schreier and G. C. Temes, \Delta-Sigma Data Converters", IEEE Press, Piscataway, NJ, 1997.

[8] D. A. Patterson and J. L. Hennessy, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., California, 1990.

[9] A. Peled and B. Liu, "A New Hardware Realization of Digital Filters", IEEE Trans. on Acoust., Speech, Signal Processing, vol. 22, pp. 456-462, Dec. 1974.

[10] J. G. Proakis, and D. G. Manolakis, Digital Signal Processing Principles, Algorithms and Applications Second Edition, Maxwell Macmillan International, New York, 1992.

[11] S. A. White, "Applications of Distributed Arithmetic to Digital Signal Processing", IEEE ASSP Magazine, Vol. 6(3), pp. 4-19, July 1989.

[12] Xilinx Inc., The Programmable Logic Data Book, 1999.

CLAIMS

1. A DC canceler circuit comprising:

    a. a canceler input terminal adapted to receive a series of data input samples;

    b. a canceler output terminal adapted to provide a series of data output samples;

    c. a feedback path having:

        i. a feedback-path input terminal connected to the canceler output terminal;

        ii. a feedback-path output terminal connected to the canceler input terminal; and

        iii. a sigma-delta modulator connected between the feedback-path input terminal and the feedback-path output terminal.

TUNABLE NARROW-BAND FILTER INCLUDING SIGMA-DELTA MODULATOR

Christopher H. Dick

Frederic J. Harris

ABSTRACT

Sigma-delta modulation ($\Sigma\Delta M$) techniques provide a range of opportunities in a signal processing system for both increasing performance and datapath optimization along the silicon-area axis in the design space. $\Sigma\Delta M$ technology, together with FPGA based signal processing hardware, can be combined to produce creative, high-performance and area efficient solutions to many signal processing problems.


BANK 0
BANK 1
DLL
DLL
BANK 7
RAM
RAM
RAM
RAM
BANK 6
RAM
RAM
RAM
RAM
BANK 2
BANK3
ROUTING
DLL
DLL
BANK5
BANK 4

FIG. 1


COUT
G4
G3
G2
G1
LUT
Carry & Control
SP
D
Q
EC
RC
YB
Y
YQ
BY
F4
F3
F2
F1
LUT
Carry & Control
SP
D
Q
EC
RC
XB
X
XQ
BX
SLICE 1
CIN
COUT
G4
G3
G2
G1
LUT
Carry & Control
SP
D
Q
EC
RC
YB
Y
YQ
BY
F4
F3
F2
F1
LUT
Carry & Control
SP
D
Q
EC
RC
XB
X
XQ
BX
SLICE 0
CIN

FIG. 2


BANK 0
BANK 1
DLL
DLL
BANK 7
RAM
RAM
RAM
RAM
BANK 2
RAM
RAM
RAM
RAM
BANK 6
BANK3
ROUTING
DLL
DLL
BANK5
BANK 4
DLL = DELAY LOCKED LOOP
RAM = BLOCK RAM - *VARIOUS FORM FACTORS FROM 4096x1 TO 256X16*
= 2 SLICE CLB
=I/O
BANK *N*
=MULTI-STANDARD I/O SUPPORT

FIG. 3


1 Nw Se Se Sw
x
1
1 N S E W
y
AND
a2 a1 a0
8 x 1 LUT
out
a2 a1 a0
8 x 1 LUT
out
1
0 1
v1
v2
v3
v4
v5
h1
h2
h3
h4
h5
D
clock
Q
set/reset
x
y
NwNe Se Sw
N S E W
Output Enable Control
= Pass Gate

FIG. 4



FIG. 5



FIG. 6



FIG. 7



FIG. 8



FIG. 9



FIG. 10



FIG. 12



FIG. 11A



FIG. 11B



FIG. 11C



FIG. 11D


$\hat{x}(n)$
a_{N-1}
a_{N-2}
a_{N-3}
a_0
x
+
z^{-1}
$y(n)$

FIG. 13


$x(t)$
A/D
$x(n)$
$\Sigma_0\Delta$
$\Sigma_1\Delta$
$\hat{x}_0(n)$
$\hat{x}_1(n)$
$H_0(z)$
$H_1(z)$
$\cos(\theta_0 n)$
$\sin(\theta_0 n)$
X
I
Q

FIG. 15



0 x a_n
1 x a_n
2 x a_n
3 x a_n
4 x a_n
5 x a_n
6 x a_n
7 x a_n
-8 x a_n
-7 x a_n
-6 x a_n
-5 x a_n
-4 x a_n
-3 x a_n
-2 x a_n
-1 x a_n
QUANTIZED
DATA SAMPLES
ADD BUS
4

FIG. 14



FIG. 16A



FIG. 16B



FIG. 16C



FIG. 16D



FIG. 16E



FIG. 16F



FIG. 17



FIG. 18A



FIG. 18B



FIG. 19A



FIG. 19B



FIG. 20



FIG. 22



FIG. 24


AMPLITUDE
1
0
−1
0
50
100
150
200
250
SAMPLE INDEX
ΣΔ
INPUT
LOG. MAG. (DB)
0
−50
−100
0
0.05
0.1
0.15
0.2
NORMALIZED FREQUENCY
ΣΔ
FILTER
LOG. MAG. (DB)
0
−50
−100
0
0.05
0.1
0.15
0.2
NORMALIZED FREQUENCY
FILTERED OUTPUT

FIG. 21



FIG. 23



FIG. 26



FIG. 25A



FIG. 25B



FIG. 25C



FIG. 25D


RF In
AGC
DIGITAL RECEIVER
CONTROL LOOPS
DEMODULATED DATA
VCO
VCO
CONTROL
DATA
DAC
DAC
DAC
REG
REG
REG

FIG. 27


AGC
RF In
DIGITAL RECEIVER
CONTROL LOOPS
ΣΔM
DEMODULATED DATA
VCO
VCO

FIG. 28


AMPLITUDE
1
0.5
0
−0.5
−1
0
50
100
150
200
250
300
SAMPLE INDEX
Σ Δ ENCODED CONTROL
CONTROL SIGNAL
AMPLITUDE
1
0.5
0
−0.5
−1
0
50
100
150
200
250
300
SAMPLE INDEX

FIG. 29


LOG. MAG. (DB)
0
−50
−100
0
0.005
0.01
0.015
0.02
NORMALIZED FREQUENCY
LOG. MAG. (DB)
0
−50
−100
0
0.005
0.01
0.015
0.02
NORMALIZED FREQUENCY
LOG. MAG. (DB)
0
−50
−100
0
0.5
1
1.5
2
NORMALIZED FREQUENCY
x 10−3

FIG. 30

Docket No. X-501-1P US

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) that is disclosed and/or claimed and for which a patent is solicited by way of the application entitled

TUNABLE NARROW-BAND FILTER INCLUDING SIGMA-DELTA MODULATOR

which (check)

[X] is attached hereto.
[ ] and is amended by the Preliminary Amendment attached hereto.
[ ] was filed on ____________ as Application Serial No.____________.
[ ] and was amended on ____________ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified application, including the claims, including portions amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
			Yes	No
(Number)	(Country)	(Day/Month/Year Filed)		
			Yes	No
(Number)	(Country)	(Day/Month/Year Filed)		

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below

(Application Number(s))	(Filing Date (MM/DD/YYYY))

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as any subject matter of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application:

09/394,123	September 10, 1999	Pending
(Application Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)

Docket No. X-501-1P US

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected herewith:

Keith A. Chanroo (36,480), Edel M. Young (32,451), and Lois D. Cartier (40,941) all located at Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, and

Arthur J. Behiel (39,603) located at the Law Office of Arthur Joseph Behiel, 7041 Koll Center Parkway, Suite 280, Pleasanton, California 94566.

Address all telephone calls to: Edel M. Young at Telephone No. (408) 879- 4969

Address all correspondence to: Edel M. Young
Xilinx, Inc.
2100 Logic Drive
San Jose, California 95124

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor Christopher H. Dick

Inventor's signature ______________________ Date ______________

Residence 1035 Coleman Road #7120, San Jose, CA 95123 Citizenship Australia

Post Office Address 1035 Coleman Road #7120, San Jose, CA 95123

Full name second inventor Frederic J. Harris

Inventor's signature ______________________ Date ______________

Residence 2234 Debco Drive, San Diego, CA 92045 Citizenship United States

Post Office Address 2234 Debco Drive, San Diego, CA 92045

Full name third inventor N/A

Inventor's signature ______________________ Date ______________

Residence ______________________ Citizenship ______________

Post Office Address ______________________

Full name fourth inventor N/A

Inventor's signature ______________________ Date ______________

Residence ______________________ Citizenship ______________

Post Office Address ______________________

EMY:mom